

1. Introduction

The Industrial CompactFlash® 2000Plus Memory Card (iCF2000+) products provide high capacity solid-state flash memory that electrically complies with the Personal Computer Memory Card International Association (PCMCIA) ATA (PC Card ATA) standard. (In Japan, the applicable standards group is JEIDA.) The CompactFlash® and PCMCIA cards support True IDE Mode that is electrically compatible with an IDE disk drive. The original CF form factor card can be used in any system that has a CF slot. Designed to replace traditional rotating disk drives, Industrial CompactFlash® 2000Plus Memory Cards are embedded solid-state data storage systems for mobile computing and the industrial work place. These Industrial CompactFlash® feature an extremely lightweight, reliable, low-profile form factor.

Industrial CompactFlash® 2000Plus (iCF2000+) supports advanced PIO (0-4), Multiword DMA (0-2), Ultra DMA (0-2) transfer modes, multi-sector transfers, and LBA addressing.

2. Features

The Industrial ATA products provide the following system features:

- Capacities: 32MB, 64MB, 128MB, 256MB, 512MB, 1GB, 2GB, 4GB and 8GB
- Fully compatible with CompactFlash® specification version 2.1
- Fully compatible with PC Card Standard Release 8.0
- Fully compatible with the IDE standard interface
- Three access mode
 - PC Card Memory Mode
 - PC Card I/O Mode
 - True IDE Mode
- High reliability based on the internal ECC (Error Correction Code) function
- +3.3V/+5V single power supply operation
- Support Auto Stand-by and Sleep Mode.
- Support transfer modes: PIO(0-4), Multiword DMA (0-2) and Ultra DMA(0-2)
- MTBF > 3,000,000 hours
- Minimum 10,000 insertions
- Shock: 30G, Vibration: 1500G
- Write Endurance: 1GB: 27 years @ 10GB/Day erase/write cycles
- R/W performance:
 - 32MB, 64 MB, 128 MB, 256MB: Read: 10MBytes/s, Write: 6MBytes/s
 - 512MB, 1GB, 2GB, 4GB, 8GB: Read: 20Mbytes/s, Write: 11Mbytes/s
- Operating temperature range:
 - Standard Grade: -10°C ~ +70°C
 - Industrial Grade: -40°C ~ +85°C
- Storage temperature range:
 - Standard Grade: -25°C ~ +85°C
 - Industrial Grade: -40°C ~ +85°C

3. Pin Assignment

See Table 1 for iCF2000+ pin assignments.

Table 1: iCF2000+ Pin Assignments

PC Card Memory Mode			PC Card I/O Mode			True IDE Mode		
Pin No.	Name	I/O	Pin No.	Name	I/O	Pin No.	Name	I/O
1	GND		1	GND		1	GND	
2	D03	I/O	2	D03	I/O	2	D03	I/O
3	D04	I/O	3	D04	I/O	3	D04	I/O
4	D05	I/O	4	D05	I/O	4	D05	I/O
5	D06	I/O	5	D06	I/O	5	D06	I/O
6	D07	I/O	6	D07	I/O	6	D07	I/O
7	-CE1	I	7	-CE1	I	7	-CS0	I
8	A10	I	8	A10	I	8	A10 ²	I
9	-OE	I	9	-OE	I	9	-ATA SEL	I
10	A09	I	10	A09	I	10	A09 ²	I
11	A08	I	11	A08	I	11	A08 ²	I
12	A07	I	12	A07	I	12	A07 ²	I
13	VCC		13	VCC		13	VCC	
14	A06	I	14	A06	I	14	A06 ²	I
15	A05	I	15	A05	I	15	A05 ²	I
16	A04	I	16	A04	I	16	A04 ²	I
17	A03	I	17	A03	I	17	A03 ²	I
18	A02	I	18	A02	I	18	A02	I
19	A01	I	19	A01	I	19	A01	I
20	A00	I	20	A00	I	20	A00	I
21	D00	I/O	21	D00	I/O	21	D00	I/O
22	D01	I/O	22	D01	I/O	22	D01	I/O
23	D02	I/O	23	D02	I/O	23	D02	I/O
24	WP	O	24	-IOIS16	O	24	-IOCS16	O
25	-CD2	O	25	-CD2	O	25	-CD2	O
26	-CD1	O	26	-CD1	O	26	-CD1	O
27	D11 ¹	I/O	27	D11 ¹	I/O	27	D11 ¹	I/O
28	D12 ¹	I/O	28	D12 ¹	I/O	28	D12 ¹	I/O
29	D13 ¹	I/O	29	D13 ¹	I/O	29	D13 ¹	I/O
30	D14 ¹	I/O	30	D14 ¹	I/O	30	D14 ¹	I/O
31	D15 ¹	I/O	31	D15 ¹	I/O	31	D15 ¹	I/O
32	-CE2 ¹	I	32	-CE2 ¹	I	32	-CS1 ¹	I
33	-VS1	O	33	-VS1	O	33	-VS1	O
34	-IORD	I	34	-IORD	I	34	-IORD ⁷	I
						34	HSTROBE ⁸	
						34	-HDMARDY ⁹	
35	-IOWR	I	35	-IOWR	I	35	-IOWR ⁷	I
						35	STOP ^{8,9}	
36	-WE	I	36	-WE	I	36	-WE ³	I
37	READY	O	37	-IREQ	O	37	INTRQ	O
38	VCC		38	VCC		38	VCC	
39	-CSEL ⁵	I	39	-CSEL ⁵	I	39	-CSEL	I
40	-VS2	O	40	-VS2	O	40	-VS2	O
41	RESET	I	41	RESET	I	41	-RESET	I
42	-WAIT	O	42	-WAIT	O	42	IORDY ¹	O
						42	-DDMARDY ⁸	
						42	DSTROBE ⁹	
43	-INPACK	O	43	-INPACK	O	43	DMARQ	O
44	-REG	I	44	-REG	I	44	-DMACK ⁶	I
45	BVD2	O	45	-SPKR	O	45	-DASP	I/O

46	BVD1	O	46	-STSCHG	O	46	-PDIAG	I/O
47	D08 ¹	I/O	47	D08 ¹	I/O	47	D08 ¹	I/O
48	D09 ¹	I/O	48	D09 ¹	I/O	48	D09 ¹	I/O
49	D10 ¹	I/O	49	D10 ¹	I/O	49	D10 ¹	I/O
50	GND		50	GND		50	GND	

Note:

- 1) These signals are required only for 16 bit accesses and not required when installed in 8 bit systems. Devices should allow for 3-state signals not to consume current.
- 2) The signal should be grounded by the host.
- 3) The signal should be tied to VCC by the host.
- 4) The mode is optional for CF+ Cards, but required for CompactFlash® Storage Cards.
- 5) The -CSEL signal is ignored by the card in PC Card modes. However, because it is not pulled up on the card in these modes, it should not be left floating by the host in PC Card modes. In these modes, the pin should be connected by the host to PC Card A25 or grounded by the host.
- 6) If DMA operations are not used, the signal should be held high or tied to VCC by the host. For proper operation in older hosts: while DMA operations are not active, the card shall ignore this signal, including a floating condition.
- 7) Signal usage in True IDE Mode except when Ultra DMA mode protocol is active.
- 8) Signal usage in True IDE Mode when Ultra DMA mode protocol DMA Write is active.
- 9) Signal usage in True IDE Mode when Ultra DMA mode protocol DMA Read is active.

4. Pin Description

Table 2 describes the pin descriptions for iCF2000+

Table 2: iCF2000+ Pin Description

Pin No.	Pin Name	I/O	Mode	Description
8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20	A10 – A0	I	PC Card Memory Mode	These address lines along with the -REG signal are used to select the following: The I/O port address registers within the CompactFlash Storage Card or CF+ Card, the memory mapped port address registers within the CompactFlash Storage Card or CF+ Card, a byte in the card's information structure and its configuration control and status registers.
8, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20	A10 – A0		PC Card I/O Mode	This signal is the same as the PC Card Memory Mode signal.
18, 19, 20	A2 – A0		True IDE Mode	In True IDE Mode, only A[2:0] are used to select the one of eight registers in the Task File, the remaining address lines should be grounded by the host.
46	BVD1	I/O	PC Card Memory Mode	This signal is asserted high, as BVD1 is not supported.
	-STSCHG		PC Card I/O Mode	This signal is asserted low to alert the host to changes in the READY and Write Protect states, while the I/O interface is configured. Its use is controlled by the Card configuration and Status Register.
	-PDIAG		True IDE Mode	In the True IDE Mode, this input / output is the Pass Diagnostic signal in the Master / Slave handshake protocol.
45	BVD2	I/O	PC Card Memory Mode	This signal is asserted high, as BVD2 is not supported.
	-SPKR		PC Card I/O Mode	This line is the Binary Audio output from the card. If the Card does not support the Binary Audio function, this line should be held negated.
	-DASP		True IDE Mode	In the True IDE Mode, this input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol.
26, 25	-CD1, -CD2	O	PC Card Memory Mode	These Card Detect pins are connected to ground on the CompactFlash Storage Card or CF+ Card. They are used by the host to determine that the CompactFlash Storage Card or CF+ Card is fully inserted into its socket.
			PC Card I/O Mode	This signal is the same for all modes.
			True IDE Mode	This signal is the same for all modes.
7, 32	-CE1, -CE2	I	PC Card Memory Mode	These input signals are used both to select the card and to indicate to the card whether a byte or a word operation is being performed. -CE2 always accesses the odd byte of the word. -CE1 accesses the even byte or the Odd byte of the word depending on A0 and -CE2. A multiplexing scheme based on A0, -CE1, -CE2 allows 8 bit hosts to access all data on D0-D7.
	-CE1, -CE2		PC Card I/O Mode	This signal is the same as the PC Card Memory Mode signal.
	-CS0, -CS1		True IDE Mode	In the True IDE Mode, -CS0 is the chip select for the task file registers while -CS1 is used to select the Alternate Status Register and the Device Control Register. While -DMACK is asserted, -CS0 and -CS1 shall be held negated and the width of the transfers shall be 16 bits.
39	-CSEL	I	PC Card Memory Mode	This signal is not used for this mode, but should be connected by the host to PC Card A25 or grounded by the host.
			PC Card I/O Mode	This signal is not used for this mode, but should be connected by the host to PC Card A25 or grounded by the host.
			True IDE Mode	This internally pulled up signal is used to configure this device as a Master or a Slave when configured in the True IDE Mode. When this pin is grounded, this device is configured as a Master. When the pin is open, this device is configured as a Slave.

31, 30, 29, 28, 27, 49, 48, 47, 6, 5, 4, 3, 2, 23, 22, 21	D15 - D00	I/O	PC Card Memory Mode	These lines carry the Data, Commands and Status information between the host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of the Word.
			PC Card I/O Mode	This signal is the same as the PC Card Memory Mode signal.
			True IDE Mode	In True IDE Mode, all Task File operations occur in byte mode on the low order bus D[7:0] while all data transfers are 16 bit using D[15:0].
1, 50	GND	-	PC Card Memory Mode	Ground.
			PC Card I/O Mode	This signal is the same for all modes.
			True IDE Mode	This signal is the same for all modes.
43	-INPACK	O	PC Card Memory Mode	This signal is not used in this mode.
	-INPACK		PC Card I/O Mode	The Input Acknowledge signal is asserted by the CompactFlash Storage Card or CF+ Card when the card is selected and responding to an I/O read cycle at the address that is on the address bus. This signal is used by the host to control the enable of any input data buffers between the CompactFlash Storage Card or CF+ Card and the CPU.
	DMARQ		True IDE Mode	This signal is a DMA Request that is used for DMA data transfers between host and device. It shall be asserted by the device when it is ready to transfer data to or from the host. For Multiword DMA transfers, the direction of data transfer is controlled by -IORD and -IOWR. This signal is used in a handshake manner with -DMACK, i.e., the device shall wait until the host asserts -DMACK before negating DMARQ, and reasserting DMARQ if there is more data to transfer. DMARQ shall not be driven when the device is not selected. While a DMA operation is in progress, -CS0 and -CS1 shall be held negated and the width of the transfers shall be 16 bits. If there is no hardware support for DMA mode in the host, this output signal is not used and should not be connected at the host. In this case, the BIOS must report that DMA mode is not supported by the host so that device drivers will not attempt DMA mode. A host that does not support DMA mode and implements both PCMCIA and True-IDE modes of operation need not alter the PCMCIA mode connections while in True-IDE mode as long as this does not prevent proper operation in any mode.
34	-IORD	I	PC Card Memory Mode	This signal is not used in this mode.
	-IORD		PC Card I/O Mode	This is an I/O Read strobe generated by the host. This signal gates I/O data onto the bus from the CompactFlash Storage Card or CF+ Card when the card is configured to use the I/O interface.
	-HDMARDY		True IDE Mode	In True IDE Mode, while Ultra DMA mode is not active, this signal has the same function as in PC Card I/O Mode.
	HSTROBE			In True IDE Mode when Ultra DMA mode DMA Read is active, this signal is asserted by the host to indicate that the host is read to receive Ultra DMA data-in bursts. The host may negate -HDMARDY to pause an Ultra DMA transfer.
35	-IOWR	I	PC Card Memory Mode	This signal is not used in this mode.
	-IOWR		PC Card I/O Mode	The I/O Write strobe pulse is used to clock I/O data on the Card Data bus into the CompactFlash Storage Card or CF+ Card controller registers when the CompactFlash Storage Card or CF+ Card is configured to use the I/O interface. The clocking shall occur on the negative to positive edge of the signal (trailing edge).

	-LOWR		True IDE Mode	In True IDE Mode, while Ultra DMA mode protocol is not active, this signal has the same function as in PC Card I/O Mode. When Ultra DMA mode protocol is supported, this signal must be negated before entering Ultra DMA mode protocol.
	STOP			In True IDE Mode, while Ultra DMA mode protocol is active, the assertion of this signal causes the termination of the Ultra DMA burst.
9	-OE	I	PC Card Memory Mode	This is an Output Enable strobe generated by the host interface. It is used to read data from the CompactFlash Storage Card or CF+ Card in Memory Mode and to read the CIS and configuration registers.
	-OE		PC Card I/O Mode	In PC Card I/O Mode, this signal is used to read the CIS and configuration registers.
	-ATA SEL		True IDE Mode	To enable True IDE Mode this input should be grounded by the host.
37	READY	O	PC Card Memory Mode	In Memory Mode, this signal is set high when the CompactFlash Storage Card or CF+ Card is ready to accept a new data transfer operation and is held low when the card is busy. At power up and at Reset, the READY signal is held low (busy) until the CompactFlash Storage Card or CF+ Card has completed its power up or reset function. No access of any type should be made to the CompactFlash Storage Card or CF+ Card during this time. Note, however, that when a card is powered up and used with RESET continuously disconnected or asserted, the Reset function of the RESET pin is disabled. Consequently, the continuous assertion of RESET from the application of power shall not cause the READY signal to remain continuously in the busy state.
			-IREQ	PC Card I/O Mode
	INTRQ		True IDE Mode	In True IDE Mode signal is the active high Interrupt Request to the host.
44	-REG	I	PC Card Memory Mode	This signal is used during Memory Cycles to distinguish between Common Memory and Register (Attribute) Memory accesses. High for Common Memory, Low for Attribute Memory.
			PC Card I/O Mode	The signal shall also be active (low) during I/O Cycles when the I/O address is on the Bus.
	-DMACK		True IDE Mode	This is a DMA Acknowledge signal that is asserted by the host in response to DMARQ to initiate DMA transfers. While DMA operations are not active, the card shall ignore the -DMACK signal, including a floating condition. If DMA operation is not supported by a True IDE Mode only host, this signal should be driven high or connected to VCC by the host. A host that does not support DMA mode and implements both PCMCIA and True-IDE modes of operation need not alter the PCMCIA mode connections while in True-IDE mode as long as this does not prevent proper operation all modes.
41	RESET	I	PC Card Memory Mode	The CompactFlash Storage Card or CF+ Card is Reset when the RESET pin is high with the following important exception: The host may leave the RESET pin open or keep it continually high from the application of power without causing a continuous Reset of the card. Under either of these conditions, the card shall emerge from power-up having completed an initial Reset. The CompactFlash Storage Card or CF+ Card is also Reset when the Soft Reset bit in the Card Configuration Option Register is set.
	RESET		PC Card I/O Mode	This signal is the same as the PC Card Memory Mode signal.
	-RESET		True IDE Mode	In the True IDE Mode, this input pin is the active low hardware reset from the host.
13, 38	VCC	-	PC Card Memory Mode	+5 V, +3.3 V power.
			PC Card I/O Mode	This signal is the same for all modes.
			True IDE Mode	This signal is the same for all modes.
33, 40	-VS1, -VS2	O	PC Card Memory Mode	Voltage Sense Signals. -VS1 is grounded on the Card and sensed by the Host so that the CompactFlash Storage Card or CF+ Card CIS can be read at 3.3 volts and -VS2 is reserved by PCMCIA for a secondary voltage and is not connected on the Card.
			PC Card I/O Mode	This signal is the same for all modes.

			True IDE Mode	This signal is the same for all modes.
42	-WAIT	O	PC Card Memory Mode	The -WAIT signal is driven low by the CompactFlash Storage Card or CF+ Card to signal the host to delay completion of a memory or I/O cycle that is in progress.
	-WAIT		PC Card I/O Mode	This signal is the same as the PC Card Memory Mode signal.
	!ORDY		True IDE Mode	In True IDE Mode, except in Ultra DMA modes, this output signal may be used as !ORDY.
	-DDMARDY			In True IDE Mode, when Ultra DMA mode DMA Write is active, this signal is asserted by the host to indicate that the device is ready to receive Ultra DMA data-in bursts. The device may negate -DDMARDY to pause an Ultra DMA transfer.
	DSTROBE			In True IDE Mode, when Ultra DMA mode DMA Write is active, this signal is the data out strobe generated by the device. Both the rising and falling edge of DSTROBE cause data to be latched by the host. The device may stop generating DSTROBE edges to pause an Ultra DMA data-out burst.
36	-WE	I	PC Card Memory Mode	This is a signal driven by the host and used for strobing memory write data to the registers of the CompactFlash Storage Card or CF+ Card when the card is configured in the memory interface mode. It is also used for writing the configuration registers.
			PC Card I/O Mode	In PC Card I/O Mode, this signal is used for writing the configuration registers.
			True IDE Mode	In True IDE Mode, this input signal is not used and should be connected to VCC by the host.
24	WP	O	PC Card Memory Mode	Memory Mode – The CompactFlash Storage Card or CF+ Card does not have a write protect switch. This signal is held low after the completion of the reset initialization sequence.
	-!OIS16		PC Card I/O Mode	I/O Operation – When the CompactFlash Storage Card or CF+ Card is configured for I/O Operation Pin 24 is used for the -!O Selected is 16 Bit Port (-!OIS16) function. A Low signal indicates that a 16 bit or odd byte only operation can be performed at the addressed port.
	-!OCS16		True IDE Mode	In True IDE Mode this output signal is asserted low when this device is expecting a word data transfer cycle.

5. Specifications

5.1 CE and FCC Compatibility

iCF2000+ conforms to CE requirements and FCC standards.

5.2 RoHS Compliance

iCF2000+ is fully compliant with RoHS directive.

5.3 Environmental Specifications

5.3.1 Temperature Ranges

Operating Temperature Range:

- Standard Grade: -10°C to +70°C
- Industrial Grade: -40°C to +85°C

Storage Temperature Range:

- Standard Grade: -25°C to +85°C
- Industrial Grade: -40°C to +85°C

5.3.2 Humidity

Relative Humidity: 10-95%, non-condensing

5.3.3 Shock and Vibration

Table 3: Shock/Vibration Test for iCF2000+

Reliability	Test Conditions	Reference Standards
Vibration	7 Hz to 2 KHz, 5 g, 3 axes	IEC 68-2-6
Mechanical Shock	Duration: 10ms, 50 g, 3 axes	IEC 68-2-27
Drop Unit	From a height of 1.5 m	IEC 68-2-32

5.3.4 Mean Time between Failures (MTBF)

Table 4 summarizes the MTBF prediction results for various iCF2000+ configurations. The analysis was performed using a RAM Commander™ failure rate prediction.

- **Failure Rate:** The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- **Mean Time between Failures (MTBF):** A basic measure of reliability for repairable items: The mean

number of life units during which all parts of the item perform within their specified limits, during a particular measurement interval under stated conditions.


Table 4: iCF2000+ MTBF

Product	Condition	MTBF (Hours)
iCF2000+	Telcordia SR-332 GB, 25°C	> 3,000,000

5.4 Mechanical Dimensions

Mechanical Dimension: 42.80/36.40/3.30mm (W/T/H)

Figure 1: Mechanical Dimension of iCF2000+



5.5 Electrical Specifications

5.5.1 Absolute Maximum Ratings

Table 5: iCF2000+ Maximum Absolute Ratings

Item	Symbol	Rating	Unit
DC Power Supply	$V_{DD} - V_{SS}$	-0.3 ~ +5.5	V
Input voltage	V_{IN}	$V_{SS}-0.3 \sim V_{DD}+0.3$	V
Output voltage	V_{OUT}	$V_{SS}-0.3 \sim V_{DD}+0.3$	V
Operating Temperature	T_A	Commercial: -10 ~ +70	°C
		Industrial: -40 ~ +85	°C
Storage Temperature	T_{ST}	Commercial: -25 ~ +85	°C
		Industrial: -40 ~ +85	°C

Table 6: Schmitt Trigger Pin

Pin Name	IOL (mA)	Dir	
PinHOE, PinHWE, PinHIOR, PinHIOW	12	I	CMOS Level Pull-up 75K (SCHMITT)
Input voltage	12	I	CMOS Level Pull-up 75K (SCHMITT)
Output voltage	12	I	CMOS Level (SCHMITT)

5.5.2 DC Characteristic

Table 7: iCF2000+ DC Characteristic

Item	Symbol	Value			Unit
		Min	Standard	Max	
Power Supply	VCC5I	3.0	3.3	3.6	V
Power Supply	VCC3I	3.0	3.3	3.6	V
Power Supply	VCC3O	3.0	3.3	3.6	V
Temp Junction Temperature	Temp	-10	25	115	V
Input low voltage	V _{IL}			0.3 V _{DD}	V
Input high voltage	V _{IH}	0.7 V _{DD}			V
Schmitt trigger negative going threshold voltage	V _{T-}	0.9	1.2		V
Schmitt trigger positive going threshold voltage	V _{T+}		2.1	2.5	V
Output low voltage	V _{OL}			0.4	V
Output high voltage	V _{OH}	2.4			V
Input pull-up resistance	R _{PU}	40	75	190	KΩ
Input pull-down resistance	R _{PD}	40	75	190	KΩ
Input leakage current	I _{IN}	-10	±1	10	μA
Tri-state output leakage current	I _{OZ}	-10	±1	10	μA

5.5.3 Timing Specifications

5.5.3.1 Attribute Memory Read Timing Specification


Attribute Memory access time is defined as 300ns. Detailed timing specs are shown in Table 8.

Table 8: Attribute Memory Read Timing

Speed Version			300ns	
Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Read cycle time	t _c (R)	tAVAV	300	
Address access time	t _a (A)	tAVQV		300
Card enable access time	t _a (CE)	tELQV		300
Output enable access time	t _a (OE)	tGLQV		150
Output disable time from CE	t _{dis} (CE)	tEHQZ		100
Output disable time from OE	t _{dis} (OE)	tGHQZ		100
Address setup time	t _{su} (A)	tAVGL	30	
Output enable time from CE	t _{en} (CE)	tELQNZ	5	
Output enable time from OE	t _{en} (OE)	tGLQNZ	5	
Data valid from address change	t _v (A)	tAXQX	0	

Note: All times are in nanoseconds. Dout signifies data provided by the CompactFlash Storage Card or CF+ Card to the system. The -CE signal or both the -OE signal and the -WE signal shall be de-asserted between consecutive cycle operations.

Figure 2: Attribute Memory Read Timing Diagram



5.5.3.2 Configuration Register (Attribute Memory) Write Timing Specification


The Card Configuration write access time is defined as 250ns. Defined timing specifications are shown in Table 9.

Table 9: Configuration Register (Attribute Memory) Write Timing

Speed Version			250ns	
Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Write cycle time	tc(W)	tAVAV	250	
Write pulse width	tw(WE)	tWLWH	250	
Address setup time	tsu(A)	tAVWL	30	
Write recovery time	trec(WE)	tWMAX	30	
Data setup time for WE	tsu(D-WEH)	tDVWH	80	
Data hold time	th(D)	tVMDX	30	

Note: All times are in nanoseconds. Din signifies data provided by the system to the CompactFlash storage card or CF+ card.

Figure 3: Configuration Register (Attribute Memory) Write Timing Diagram




5.5.3.3 Common Memory Read Timing Specification

Table 10: Common Memory Read Timing

Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Output enable access time	ta(OE)	tGLQV		125
Output disable time from OE	tdis(OE)	tGHQZ		100
Address setup time	tsu(A)	tAVGL	30	
Address hold time	th(A)	tGHAX	20	
CE setup before OE	tsu(CE)	tELGL	0	
CE hold following OE	th(CE)	tGHEH	20	
Wait delay falling from OE	tv(WT-OE)	tGLWTV		35
Data setup for wait release	tv(WT)	tQVWTH		0
Wait width time	tw(WT)	tVTLWTH		350 (3000 for CF+)

Note: The maximum load on -WAIT is 1 LSTTL with 50 pF total load. All times are in nanoseconds. Dout signifies data provided by the CompactFlash Storage Card or CF+ Card to the system. The -WAIT signal may be ignored if the -OE cycle to cycle time is greater than the Wait Width time. The Max Wait Width time can be determined from the Card Information Structure. The Wait Width time meets the PCMCIA specification of 12µs but is intentionally less in this specification.

Figure 4: Common Memory Read Timing Diagram




5.5.3.4 Common Memory Write Timing Specification

Table 11: Common Memory Write Timing

Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Data Setup before WE	tsu(D-WEH)	tDVWH	80	
Data Hold following WE	th(D)	tWMDX	30	
WE Pulse Width	tw(WE)	tVLWH	150	
Address Setup Time	tsu(A)	tAVWL	30	
CE Setup before WE	tsu(CE)	tELWL	0	
Write Recovery Time	trec(WE)	tWMAX	30	
Address Hold Time	th(A)	tGHAX	20	
CE Hold following WE	th(CE)	tGHEH	20	
Wait Delay Falling from WE	tv(WT-WE)	tVLWTV		35
WE High from Wait Release	tv(WT)	tWTHWH	0	
Wait Width Time	tw(WT)	tVTLWTH		350 (3000 for CF+)

Note: The maximum load on -WAIT is 1 LSTTL with 50 pF total load. All times are in nanoseconds. Din signifies data provided by the system to the CompactFlash Storage Card. The -WAIT signal may be ignored if the -WE cycle to cycle time is greater than the Wait Width time. The Max Wait Width time can be determined from the Card Information Structure. The Wait Width time meets the PCMCIA specification of 12µs but is intentionally less in this specification.

Figure 5: Common Memory Write Timing Diagram




5.5.3.5 I/O Input (Read) Timing Specification

Table 12: I/O Read Timing

Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Data Delay after IORD	td(IORD)	tIGLQV		100
Data Hold following IORD	th(IORD)	tIGHQX	0	
IORD Width Time	tw(IORD)	tIGLIGH	165	
Address Setup before IORD	tsuA(IORD)	tAVIGL	70	
Address Hold following IORD	thA(IORD)	tIGHAX	20	
CE Setup before IORD	tsuCE(IORD)	tELIGL	5	
CE Hold following IORD	thCE(IORD)	tIGHEH	20	
REG Setup before IORD	tsuREG(IORD)	tRGLIGL	5	
REG Hold following IORD	thREG(IORD)	tIGHRGH	0	
INPACK Delay Falling from IORD	tdfINPACK(IORD)	tIGLIAL	0	45
INPACK Delay Rising from IORD	tdrINPACK(IORD)	tIGHIAH		45
IOIS16 Delay Falling from Address	tdfIOIS16(ADR)	tAVISL		35
IOIS16 Delay Rising from Address	tdrIOIS16(ADR)	tAVISH		35
Wait Delay Falling from IORD	tdWT(IORD)	tIGLWTL		35
Data Delay from Wait Rising	td(WT)	tWTHQV		0
Wait Width Time	tw(WT)	tWTLWTH		350 (3000 for CF+)

Note: The Maximum load on -WAIT, -INPACK and -IOIS16 is 1 LSTTL with 50 pF total load. All times are in nanoseconds. Minimum time from -WAIT high to -IORD high is 0 nsec, but minimum -IORD width shall still be met. Dout signifies data provided by the CompactFlash Storage Card or CF+ Card to the system. Wait Width time meets PCMCIA specification of 12μs but is intentionally less in this spec.

Figure 6: I/O Read Timing Diagram




5.5.3.6 I/O Input (Write) Timing Specification

Table 13: I/O Write Timing

Item	Symbol	IEEE Symbol	Min (ns)	Max (ns)
Data Setup before IOWR	tsu(IOWR)	tDVIWH	60	
Data Hold following IOWR	th(IOWR)	tIWHDX	30	
IOWR Width Time	tw(IOWR)	tIWLIVH	165	
Address Setup before IOWR	tsuA(IOWR)	tAVIWL	70	
Address Hold following IOWR	thA(IOWR)	tIWHAX	20	
CE Setup before IOWR	tsuCE(IOWR)	tELIWL	5	
CE Hold following IOWR	thCE(IOWR)	tIWHXH	20	
REG Setup before IOWR	tsuREG(IOWR)	tRGLIWL	5	
REG Hold following IOWR	thREG(IOWR)	tIWHRGH	0	
IOIS16 Delay Falling from Address	tdfIOIS16(ADR)	tAVISL		35
IOIS16 Delay Rising from Address	tdrIOIS16(ADR)	tAVISH		35
Wait Delay Falling from IOWR	tdWT(IOWR)	tIWLWTL		35
IOWR high from Wait high	tdrIOWR(WT)	tWTJIWH	0	
Wait Width Time	tw(WT)	tIWLWTH		350 (3000 for CF+)


Note: The maximum load on -WAIT, -INPACK, and -IOIS16 is 1 LSTTL with 50 pF total load. All times are in nanoseconds. Minimum time from -WAIT high to -IOWR high is 0 nsec, but minimum -IOWR width shall still be met. Din signifies data provided by the system to the CompactFlash Storage Card or CF+ Card. The Wait Width time meets the PCMCIA specification of 12 μs but is intentionally less in this specification.

Figure 7: I/O Write Timing Diagram



5.5.3.7 True IDE PIO Mode Read/Write Timing Specification


Figure 8: Read/Write Timing Diagram, PIO Mode


Table 14: Read/Write Timing Specifications, PIO Mode 0-4

PIO timing parameters		Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
t_0	Cycle time (min.)	600	383	240	180	120
t_1	Address valid to $\overline{\text{HIOR}}/\overline{\text{HIOW}}$ setup (min.)	70	50	30	30	25
t_2	$\overline{\text{HIOR}}/\overline{\text{HIOW}}$ 16-bit (min.)	165	125	100	80	70
t_{2i}	$\overline{\text{HIOR}}/\overline{\text{HIOW}}$ recovery time (min.)	-	-	-	70	25
t_3	$\overline{\text{HIOW}}$ data setup (min.)	60	45	30	30	20
t_4	$\overline{\text{HIOW}}$ data hold (min.)	30	20	15	10	10
t_5	$\overline{\text{HIOR}}$ data setup (min.)	50	35	20	20	20
t_6	$\overline{\text{HIOR}}$ data hold (min.)	5	5	5	5	5
t_{6z}	$\overline{\text{HIOR}}$ data tri-state (max.)	30	30	30	30	30
t_7	Address valid to $\overline{\text{IOCS16}}$ - assertion (max.)	90	50	40	n/a	n/a
t_6	Address valid to $\overline{\text{IOCS16}}$ - released (max.)	60	45	30	n/a	n/a
t_9	$\overline{\text{HIOR}}/\overline{\text{HIOW}}$ to address valid hold	20	15	10	10	10
t_{RD}	Read data valid to $\overline{\text{IORDY}}$ active (min.)	0	0	0	0	0
t_A	$\overline{\text{IORDY}}$ setup time	35	35	35	35	35
t_B	$\overline{\text{IORDY}}$ pulse width (max.)	1250	1250	1250	1250	1250
t_C	$\overline{\text{IORDY}}$ assertion to release (max.)	5	5	5	5	5

5.5.3.8 True IDE Multiword DMA Mode Read/Write Timing Specification

Figure 9: Read/Write Timing Diagram, Multiword DMA Mode


Table 15: Read/Write Timing Specifications, Multiword DMA Mode 0-2

Multiword DMA timing parameters		Mode 0	Mode 1	Mode 2
t_0	Cycle time (min.)	480	150	120
t_D	HIOR-/HIOW- assertion width (min.)	215	80	70
t_E	HIOR- data access (max.)	150	60	50
t_F	HIOR- data hold (min.)	5	5	5
t_G	HIOR-/HIOW- data setup (min.)	100	30	20
t_H	HIOW- data hold (min.)	20	15	10
t_I	DMACK to HIOR-/HIOW- setup (min.)	0	0	0
t_J	HIOR-/HIOW- to DMACK hold (min.)	20	5	5
t_{KR}	HIOR- negated width (min.)	50	50	25
t_{KW}	HIOW- negated width (min.)	215	50	25
t_{LR}	HIOR- to DMARQ delay (max.)	120	40	35
t_{LW}	HIOW- to DMARQ delay (max.)	40	40	35
t_M	CS1-, CS0- valid to HIOR-/HIOW-	50	30	25
t_N	CS1-, CS0- hold	15	10	10
t_Z	DMACK-	20	25	25

5.5.3.9 True IDE Ultra DMA Mode Read/Write Timing Specification

Figure 10: Ultra DMA Mode Data-in Burst Initiation Timing Diagram




Figure 11: Ultra DMA Mode Data-out Burst Initiation Timing Diagram




Figure 12: Sustained Ultra DMA Mode Data-in Burst Timing Diagram




Figure 13: Sustained Ultra DMA Mode Data-out Burst Timing Diagram




Table 16: Timing Diagram, Ultra DMA Mode 0-2

Ultra DMA timing parameters		Mode 0		Mode 1		Mode 2	
		Min.	Max.	Min.	Max.	Min.	Max.
t_{2cyc}	Typical sustained average two cycle time	240	-	160	-	120	-
t_{cyc}	Cycle time allowing for asymmetry and clock variations (from STROBE edge to STROBE edge)	114	-	75	-	55	-
t_{2cyc}	Two cycle time allowing for clock variations (from rising edge to next rising edge or from falling edge to next falling edge of STROBE)	235	-	156	-	117	-
t_{DS}	Data setup time (at recipient)	15	-	10	-	7	-
t_{DH}	Data hold time (at recipient)	5	-	5	-	5	-
t_{DVS}	Data valid setup time at sender (from data bus being valid until STROBE edge)	70	-	48	-	34	-
t_{DVH}	Data valid hold time at sender (from STROBE edge until data may become invalid)	6	-	6	-	6	-
t_{FS}	First STROBE time (for device to first negate DSTROBE from STOP during a data in burst)	0	230	0	200	0	170

t_{LI}	Limited interlock time	0	150	0	150	0	150
t_{MLI}	Interlock time with minimum	20	-	20	-	20	-
t_{UI}	Unlimited interlock time	0	-	0	-	0	-
t_{AZ}	Maximum time allowed for output drivers to release (from being asserted or negated)	-	10	-	10	-	10
t_{ZAH}	Minimum delay time required for output drivers to assert or negate (from released state)	20	-	20	-	20	-
t_{ZAD}		0	-	0	-	0	-
t_{ENV}	Envelope time (from DMACK- to STOP and HDMARDY- during data out burst initiation)	20	70	20	70	20	70
t_{SR}	STROBE to DMARDY time (if DMARDY- is negated before this long after STROBE edge, the recipient shall receive no more than one additional data word)	-	50	-	30	-	20
t_{RFS}	Ready-to-final-STROBE time (no STROBE edges shall be sent this long after negation of DMARDY-)	-	75	-	60	-	50
t_{RP}	Ready-to-pause time (time that recipient shall wait to initiate pause after negating DMARDY-)	160	-	125	-	100	-
t_{IORDYZ}	Pull-up time before allowing IORDY to be released	-	20	-	20	-	20
t_{ZIORDY}	Minimum time device shall wait before driving IORDY	0	-	0	-	0	-
t_{ACK}	Setup and hold times for DMACK- (before assertion or negation)	20	-	20	-	20	-
t_{SS}	Time from STROBE edge to negation of DMARQ or assertion of STOP (when sender terminates a burst)	50	-	50	-	50	-

5.6 Supported IDE Commands

iCF2000+ supports the commands listed in Table 17.

Table 17: IDE Commands

Command Name	Command Code
Check Power Mode	98H or E5H
Execute Device Diagnostic	90H
Erase Sector	C0H
Flush Cache	E7H
Format Track	50H
Identify Device	ECH
Idle	97H or E3H
Idle immediate	95H or E1H
Initialize Device Parameters	91H
NOP	00H
Read Buffer	E4H
Read DMA	C8H
Read Long Sector	22H or 23H
Read Multiple	C4H
Read Sector(s)	20H or 21H
Read Verify Sector(s)	40H or 41H
Recalibrate	1XH
Request Sense	03H
Security Disable Password	F6H
Security Erase Prepare	F3H

Security Erase Unit	F4H
Security Freeze Lock	F5h
Security Set Password	F1H
Security Unlock	F2H
Seek	7XH
Set Features	EFH
Set Multiple Mode	C6H
Set Sleep Mode	99H or E6H
Standby	96H or E2H
Standby Immediate	94H or E0H
Translate Sector	87H
Write Buffer	E8H
Write DMA	CAH
Write Long Sector	E8H
Write Multiple	C5H
Write Multiple without Erase	CDH
Write Sector(s)	30H or 31H
Write Sector(s) without Erase	38H
Write Verify	3CH